MARC record from Internet Archive

LEADER: 08338cam 2200709 a 4500
001 ocm31172616
003 OCoLC
005 20210209203730.0
008 940825s1994 gw a b 101 0 eng
006 m d
007 cr unu|uuuuu||
010 $a 94035445
040 $aDLC$beng$cDLC$dLVB$dBAKER$dC$Q$dNLGGC$dBTCTA$dYDXCP$dOCLCG$dOCLCQ$dZWZ$dGW5XE$dOCLCQ$dMUU$dOCLCF$dOCLCQ$dTFW$dOCLCO$dOCLCQ$dOCL$dOCLCO$dOCLCQ$dOL$$dOCLCQ$dQ2U$dLWA
019 $a190832319$a811383930$a963332380$a972872464$a977582994$a1012096337$a1013213840$a1091370324$a1162650878$a1170735199
020 $a0387584269
020 $a9780387584263
020 $a3540584269
020 $a9783540584261
035 $a(OCoLC)31172616$z(OCoLC)190832319$z(OCoLC)811383930$z(OCoLC)963332380$z(OCoLC)972872464$z(OCoLC)977582994$z(OCoLC)1012096337$z(OCoLC)1013213840$z(OCoLC)1091370324$z(OCoLC)1162650878$z(OCoLC)1170735199
050 00 $aQA76.9.F38$bE33 1994
082 00 $a004.2$220
084 $a54.39$2bcl
111 2 $aEuropean Dependable Computing Conference$n(1st :$d1994 :$cBerlin, Germany)
245 10 $aDependable computing--EDCC-1 :$bfirst European Dependable Computing Conference, Berlin, Germany, October 4-6, 1994 : proceedings /$cKlaus Echtle, Dieter Hammer, David Powell, eds.
246 30 $aEDCC-1
260 $aBerlin ;$aNew York :$bSpringer-Verlag,$c©1994.
300 $axvii, 618 pages :$billustrations ;$c24 cm
336 $atext$btxt$2rdacontent
337 $aunmediated$bn$2rdamedia
338 $avolume$bnc$2rdacarrier
490 1 $aLecture notes in computer science ;$v852
504 $aIncludes bibliographical references and index.
530 $aAlso issued online.
520 $a"This book presents the proceedings of the First European Dependable Computing Conference (EDCC-1), held in Berlin, Germany, in October 1994. EDCC is the merger of two former European events on dependable computing. The volume comprises 34 refereed full papers selected from 106 submissions. The contributions address all current aspects of dependable computing and reflect the state of the art in dependable systems research and advanced applications; among the topics covered are hardware and software reliability, safety-critical and secure systems, fault-tolerance and detection, verification and validation, formal methods, hardware and software testing, and parallel and distributed systems."--PUBLISHER'S WEBSITE.
505 00 $tA Model for Adaptive Fault-Tolerant Systems /$rM. A. Hiltunen and R. D. Schlichting --$tDesigning Secure and Reliable Applications using Fragmentation-Redundancy-Scattering: An Object-Oriented Approach /$rJ.-C. Fabre, Y. Deswartes and B. Randell --$tA Fault-Tolerant Mechanism for Simple Controllers /$rJ. G. Silva, L. M. Silva, H. Madeira and J. Bernardino --$tFormal Semantics for Ward & Mellor's Transformation Schemas and the Specification of Fault-Tolerant Systems /$rC. Petersohn, W.-P. de Roever, C. Huizing and J. Peleska --$tFormal Reasoning on Fault Coverage of Fault Tolerant Techniques: a Case Study /$rC. Bernardeschi, A. Fantechi and L. Simoncini --$tOn Performability Modeling and Evaluation of Software Fault Tolerance Structures /$rS. Chiaradonna, A. Bondavalli and L. Strigini --$tOptimal Design of Fault-Tolerant Soft-Real-Time Systems with Imprecise Computations /$rC. Antonelli and V. Grassi --$tComputational Restrictions for SPN with Generally Distributed Transition Times /$rA. Bobbio and M. Telek --$tTest Generation for Digital Systems Based on Alternative Graphs /$rR. Ubar --$tThe Configuration Ratio: A Model for Simulating CMOS Intra-Gate Bridge with Variable Logic Thresholds /$rM. Renovell, P. Huc and Y. Bertrand --$tCoverage of Delay Faults: When 13% and 99% Mean the Same /$rA. Krasniewski and L. B. Wronski --$tRIFLE: A General Purpose Pin-level Fault Injector /$rH. Madeira, M. Rela, F. Moreira and J. G. Silva --$tOn Single Event Upset Error Manifestation /$rR. Johansson --$tInjecting Faults into Environment Simulators for Testing Safety Critical Software /$rH. Zhu, P. A. V. Hall, J. H. R. May and T. Cockram --$tOn Statistical Structural Testing of Synchronous Data Flow Programs /$rP. Thevenod-Fosse, C. Mazuet and Y. Crouzet --$tHierarchical Test Analysis of VLSI Circuits for Random BIST /$rG. Masseboeuf, J. Pulou and J. L. Rainard --$tZero Aliasing Compression Based on Groups of Weakly Independent Outputs in Circuits with High Complexity for Two Fault Models /$rP. Bohlau --$tSystematic and Design Diversity -- Software Techniques for Hardware Fault Detection /$rT. Lovric --$tDetection of Permanent Hardware Faults of a Floating Point Adder by Pseudoduplication /$rS. Gerver and M. Gossel --$tMLDD (Multi-Layered Design Diversity) Architecture for Achieving High Design Fault Tolerance Capabilities /$rA. Watanabe and K. Sakamura --$tReconfiguration and Checkpointing in Massively Parallel Systems /$rB. Bieker, E. Maehle, G. Deconinck and J. Vounckx --$tAn Approach for Hierarchical System Level Diagnosis of Massively Parallel Computers Combined with a Simulation-Based Method for Dependability Analysis /$rJ. Altmann, F. Balbach and A. Hein --$tHierarchical Checking of Multiprocessors Using Watchdog Processors /$rI. Majzik, A. Pataricza, M. Dal Cin, W. Hohl, J. Honig and V. Sieh --$tAn Effective Reconfiguration Process for Fault-Tolerant VLSI/WSI Array Processors /$rY.-Y. Chen, C.-H. Cheng and Y.-C. Chou --$tConcurrent Error Detection in Fast FNT Networks /$rJ. M. Tahir, S. S. Dlay, R. N. Gorgui-Naguib and O. R. Hinton --$tFeasible Regions Quantify the Configuration Power of Arrays with Multiple Fault Types /$rL. E. LaForge --$tSoftware Reliability Analysis of Three Successive Generations of a Switching System /$rM. Kaaniche, K. Kanoun, M. Cukier and M. Bastos Martini --$tPerformance of Consistent Checkpointing in a Modular Operating System: Results of the FTM Experiment /$rG. Muller, M. Hue and N. Peyrouze --$tRing-Banyan Network: A Fault Tolerant Multistage Interconnection Network and its Fault Diagnosis /$rJ.-H. Park, H.-K. Lee and J.-H. Cho --$tReconfiguration of Faulty Hypercubes /$rD. R. Avresky and K. M. Al-Tawil --$tFault-Tolerance on Boolean n-Cube Architectures /$rC.-S. Yang and S.-Y. Wu --$tRelative Signatures for Fault Tolerance and their Implementation /$rM. Leu --$tGATOSTAR: A Fault Tolerant Load Sharing Facility for Parallel Applications /$rB. Folliot and P. Sens --$tA Hierarchical Membership Protocol for Synchronous Distributed Systems /$rR. D. V. van der Stok, M. M. M. P. J. Claessen and D. Alstein.
650 0 $aFault-tolerant computing$vCongresses.
650 0 $aElectronic digital computers$xReliability$vCongresses.
650 6 $aTolérance aux fautes (Informatique)$xCongrès.
650 6 $aOrdinateurs$xFiabilité$xCongrès.
650 7 $aElectronic digital computers$xReliability.$2fast$0(OCoLC)fst00907163
650 7 $aFault-tolerant computing.$2fast$0(OCoLC)fst00921988
650 17 $aStoringsbestendige computersystemen.$2gtt
650 7 $aTolérance aux fautes (informatique)$xCongrès.$2ram
650 7 $aOrdinateurs$xFiabilité$xCongrès.$2ram
655 4 $aElectronic resources (Books)
655 7 $aConference papers and proceedings.$2fast$0(OCoLC)fst01423772
700 1 $aEchtle, Klaus.
700 1 $aHammer, D.$q(Dieter),$d1938-
700 1 $aPowell, David,$d1951-
776 08 $iOnline version:$aEuropean Dependable Computing Conference (1st : 1994 : Berlin, Germany).$tDependable computing--EDCC-1.$dBerlin ; New York : Springer-Verlag, ©1994$w(OCoLC)1089951776
830 0 $aLecture notes in computer science ;$v852.
856 41 $3(n.149, 1983 - current) available via SpringerLink$uhttp://www.library.tufts.edu/ezproxy/ezproxy.asp?LOCATION=SpLinkLeNoCoSc
856 41 $3SpringerLink$uhttps://doi.org/10.1007/3-540-58426-9
856 41 $uhttp://springerlink.metapress.com/openurl.asp?genre=issue&issn=0302-9743&volume=852$zRestricted to SpringerLink subscribers
856 41 $3SpringerLink$uhttp://dx.doi.org/10.1007/3-540-58426-9
938 $aBaker & Taylor$bBKTY$c98.00$d98.00$i0387584269$n0002564682$sactive
938 $aBaker and Taylor$bBTCP$n94035445
938 $aYBP Library Services$bYANK$n325847
029 1 $aAU@$b000011212721
029 1 $aNZ1$b4107004
994 $aZ0$bP4A
948 $hNO HOLDINGS IN P4A - 157 OTHER HOLDINGS