An edition of Verification techniques for system-level design (2007)

Verification techniques for system-level design

by , , , and

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read
Cover of: Verification techniques for system-level design by Masahiro Fujita
Not in Library

My Reading Lists:

Create a new list

Check-In

×Close
Add an optional check-in date. Check-in dates are used to track yearly reading goals.
Today
Notes
  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read
Notes

Check nearby libraries

Buy this book

Last edited by ImportBot
August 1, 2020 | History
Edit
An edition of Verification techniques for system-level design (2007)

Verification techniques for system-level design

by , , , and

  • 0 Ratings
  • 0 Want to read
  • 0 Currently reading
  • 0 Have read

This edition doesn't have a description yet. Can you add one?

Publish Date
Publisher
Morgan Kaufmann Publishers
Language
English
Pages
240

Check nearby libraries

Buy this book

Previews available in: English

Subjects
Formal methods (Computer science), Testing, Verification, Integrated circuits, Systems on a chip, Circuits & components, Electrical engineering, Technology & Engineering, Technology & Industrial Arts, Science/Mathematics, Electricity, Electronics - Circuits - Integrated, Electronics - Microelectronics, Nonfiction, Technology / Engineering / Electrical, Formal methods (Computer science), Integrated circuits, Systems on a chip, Testing, Verification, System design

Showing 3 featured editions. View all 3 editions?

Edition Availability
Cover of: Verification Techniques for System-Level Design
Verification Techniques for System-Level Design
2010, Elsevier Science & Technology Books
in English
Libraries near you: WorldCat
Cover of: Verification techniques for system-level design
Verification techniques for system-level design
2008, Morgan Kaufmann Publishers
in English
  • Not in Library
Libraries near you: WorldCat
Cover of: Verification Techniques for System-Level Design (Systems on Silicon) (Systems on Silicon)
Verification Techniques for System-Level Design (Systems on Silicon) (Systems on Silicon)
October 23, 2007, Morgan Kaufmann
Hardcover in English
Libraries near you: WorldCat

Add another edition?

Book Details

Edition Notes

Includes bibliographical references and index.

Published in
Amsterdam, Boston
Series
The Morgan Kaufmann series in systems on silicon

Classifications

Dewey Decimal Class
621.3815
Library of Congress
TK7895.E42 F95 2008

The Physical Object

Pagination
viii, 240 p. :
Number of pages
240

ID Numbers

Open Library
OL18276992M
Internet Archive
verificationtech00fuji
ISBN 10
0123706165
ISBN 13
9780123706164
LCCN
2007028038
Library Thing
6362853

Source records

Library of Congress MARC record
Library of Congress MARC record
Library of Congress MARC record
Library of Congress MARC record
Internet Archive item record

Community Reviews (0)

Feedback?
No community reviews have been submitted for this work.

Lists

This work does not appear on any lists.

History

Download catalog record: RDF / JSON
August 1, 2020 Edited by ImportBot import existing book
July 30, 2019 Edited by MARC Bot associate edition with work OL12370312W
January 23, 2010 Edited by WorkBot add more information to works
December 11, 2009 Created by WorkBot add works page