Design of High-Performance CMOS Voltage-Controlled Oscillators
by Liang Dai
Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results. The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.
Check nearby libraries
Buy this book
Previews available in: English
Subjects
Systems engineering, Engineering, Computer engineering| Edition | Availability |
|---|---|
1
Design of High-Performance CMOS Voltage-Controlled Oscillators
2003, Springer US
electronic resource /
in English
1461354145 9781461354147
|
aaaa
|
Book Details
Edition Notes
Online full text is restricted to subscribers.
Also available in print.
Mode of access: World Wide Web.
Classifications
The Physical Object
Edition Identifiers
Work Identifiers
Community Reviews (0)
| June 29, 2019 | Created by MARC Bot | import new book |