An edition of Verification by error modeling
(2003)
Verification by error modeling
using testing techniques in hardware verification
by Katarzyna Radecka
- 0 Ratings
- 0 Want to read
- 0 Currently reading
- 0 Have read
Share
×Close
This edition doesn't have a description yet. Can you add one?
Check nearby libraries
Buy this book
Previews available in: English
Subjects
Computer-aided design, Error analysis (Mathematics), Integrated circuits, Verification, Very large scale integration, TECHNOLOGY & ENGINEERING, Circuits, COMPUTERS, Logic Design, Engineering, Logic, VLSI & ULSI, Electrical engineering, Electronics, Integrated circuits, very large scale integration, Computer software, verification, Error analysis (mathematics)Showing 3 featured editions. View all 3 editions?
| Edition | Availability |
|---|---|
1
Verification by Error Modeling: Using Testing Techniques In Hardware Verification
Dec 07, 2010, Springer
paperback
1441954023 9781441954022
|
zzzz
Libraries near you:
WorldCat
|
2
Verification by Error Modeling: Using Testing Techniques in Hardware Verification
2006, Springer London, Limited
in English
030648739X 9780306487392
|
zzzz
Libraries near you:
WorldCat
|
3
Verification by error modeling: using testing techniques in hardware verification
2003, Kluwer Academic Publishers
in English
1402076525 9781402076527
|
aaaa
Libraries near you:
WorldCat
|
Book Details
Edition Notes
Includes bibliographical references and index.
Classifications
The Physical Object
ID Numbers
Community Reviews (0)
Feedback?
| August 2, 2020 | Edited by ImportBot | import existing book |
| August 1, 2020 | Edited by ImportBot | import existing book |
| July 8, 2019 | Edited by MARC Bot | import existing book |
| July 8, 2019 | Edited by MARC Bot | import existing book |
| December 10, 2009 | Created by WorkBot | add works page |